Logo
LUCEDA 2025.03
  • About Luceda
  • Support

Get started

  • Setting up
  • Circuit layout
  • Schematic capture in IPKISS Canvas
  • Circuit simulation
  • Component layout
  • Component models

Learn

  • IPKISS
  • AWG Designer
  • IP Manager
  • Simulation links
  • Link for Siemens EDA

Examples

  • Application examples
  • Sample gallery

API documentation

  • API References
    • IPKISS
    • AWG Designer
    • IP Manager
    • Compact Models
    • Picazzo
    • Link for Ansys Lumerical
    • Link for Dassault Systèmes Simulia
    • Link for Tidy3D
    • Link for Check Mate DRC
      • run_drc_check_mate
  • LA Design Kits
  • Release notes / changelog
Luceda Academy
  • API References
  • Link for Check Mate DRC

Link for Check Mate DRC

Running DRC (Design Rule Checks) is a crucial step in the design flow to verify that your designs are ready for tape-out.

In the Luceda Photonics Design Platform you can run DRC checks on layouts created with Luceda IPKISS using the Link for Spark Photonics' Check Mate DRC tool.

For a list of supported foundries, visit: https://www.sparkphotonics.com/checkmatedrc.

You can invoke these checks using the following command:

run_drc_check_mate

Run a DRC check on a GDS file with Spark Photonics' Check Mate DRC.

Previous Next

© Copyright Luceda Photonics.

Built with Sphinx using a theme provided by Read the Docs.